Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for correction of a linear address during 16-bit addressing

Circuit and method for correction of a linear address during 16-bit addressing

US Patent 5612911 · Granted Mar 18, 1997

Estimated economic value: $60,088,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for compression/decompression and filtering of a signal2004
Method and apparatus for calculating effective memory addresses1999
Auxiliary catalytic converter having a back pressure relief device1998
Catalytic converter for a tailpipe including apparatus for relieving back pressu1998
Apparatus and method for addition based on Kogge-Stone parallel algorithm1997
Apparatus and method for optimizing address calculations1997
Method and apparatus for preforming memory segment limit violation checks1996