Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debug mechanism for parallel-operating DSP module and CPU core

Debug mechanism for parallel-operating DSP module and CPU core

US Patent 5596764 · Granted Jan 21, 1997

Estimated economic value: $18,219,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power standby mode for memory devices2025
Latency reduction in SPI flash memory devices2023
Standby current reduction in memory devices2023
Memory latency reduction in XIP mode2022
Concurrent read and reconfigured write operations in a memory device2021
Read latency reduction in a memory device2020
Concurrent read and reconfigured write operations in a memory device2020
Memory device having multiple read buffers for read latency reduction2020
Support for improved throughput in a memory device2019
Ultra-deep power down mode control in a memory device2019
Read latency reduction in a memory device2019
Cached memory structure and operation2019