Home› Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period