Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for reducing power consumption in a computer system using ready delay

US Patent 5590341 · Granted Dec 31, 1996

Estimated economic value: $60,124,000

Assignee

Inventors

View full patent text on Google Patents →