{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Scalable tree structured high speed input/output subsystem architecture", "item": "https://www.patentleaderboard.com/patent/5590292"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable tree structured high speed input/output subsystem architecture

Scalable tree structured high speed input/output subsystem architecture

US Patent 5590292 · Granted Dec 31, 1996

Estimated economic value: $49,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scanning operations for co-located satellite antennas2025
Co-located satellites with ground based processing2025
Multi-static synthetic aperture radar using low earth orbit collection2025
Soybean variety 010948262025
Self-attestation security verification and reporting system2025
Beamforming using sparse antenna arrays2025
Soybean variety 010947592025
Soybean variety 010947552025
Fractionated satellite constellation2025
Soybean variety 010947752025
Soybean variety 010947622025
Soybean variety 010947582025