Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Real time cache implemented by on-chip memory having standard and cache operating modes

Real time cache implemented by on-chip memory having standard and cache operating modes

US Patent 5586293 · Granted Dec 17, 1996

Estimated economic value: $19,693,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular base assembly for vehicle model-making2010
Complete wheel bracket assembly for a modular base assembly for vehicle model ma2010
Grid bar for modular fixturing2008
Dynamic RAM in a microprocessor system2000
Apparatus and method for inserting an address in a data stream through a FIFO bu1999
Adjustable depth/width FIFO buffer for variable width data transfers1997
Apparatus and method for performing both 24 bit and 16 bit arithmetic1997
Apparatus and method for performing both 24 bit and 16 bit arithmetic1997
Voltage controlled oscillator having a 50% duty cycle1994
Lock detection circuit for a phase lock loop1994