Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for validating I/O addresses in a fault-tolerant computer system

Method and apparatus for validating I/O addresses in a fault-tolerant computer system

US Patent 5586253 · Granted Dec 17, 1996

Estimated economic value: $6,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for safety testing optical systems for hazardous locations2003
System and method for scheduling and rescheduling the transmission of cell objec2003
System and method for scheduling the transmission of packet objects having quali2002
Digital data processing methods and apparatus for fault detection and fault tole1998
Digital data processing methods and apparatus for fault detection and fault tole1997
Vacuum spray head1985