Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design for testability technique of CMOS and BICMOS ICS

Design for testability technique of CMOS and BICMOS ICS

US Patent 5581563 · Granted Dec 3, 1996

Estimated economic value: $15,022,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shoe with an active air-conditioning device2003
Folded addressing method for memory architectures2002
Controlled hot-electron writing method for non-volatile memory cells2001
Method for fast programming floating gate memories by tunnel effect2001
Offset compensating method and circuit for MOS differential stages1999
Method of making a dielectric structure for facilitating overetching of metal wi1998
Wide frequency range VCO with low jitter1997
Output buffer current slew rate control integrated circuit1997
Method and circuit for tunnel-effect programming of floating gate MOSFET transis1996