Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating gate structure for nonvolatile memory device comprising an EEPROM and a latch transistor

Method for fabricating gate structure for nonvolatile memory device comprising an EEPROM and a latch transistor

US Patent 5578515 · Granted Nov 26, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection apparatus and integrated circuit with multipl2020
Front side illuminated photodiode with backside bump2009
Front side illuminated photodiode with backside bump2006
Simultaneous reverse and normal initiation of ATRP2004
Screwdriver grip structure2002
Radiation-hard silicon cryo-CMOS process suitable for charge-coupled devices, an2002
Screwdriver grip2002
Method of utilizing IDDQ tests to screen out defective parts2000
Ratchet screwdriver with illumination function2000
Radiation-hard isoplanar cryo-CMOS process suitable for sub-micron devices1999
Radiation-hard, low power, sub-micron CMOS on a SOI substrate1998
Radiation-hard, low power, sub-micron CMOS on a SOI substrate1998