Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase lock loop with error measurement and correction in alternate periods

Phase lock loop with error measurement and correction in alternate periods

US Patent 5574406 · Granted Nov 12, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiplexing prism CMOS imagers to a single data bus2008
Extended dynamic range imaging system and method2006
Infrared imager using room temperature capacitance sensor2002
Extended dynamic range image sensor system2002
CMOS image sensor with reduced fixed pattern noise2001
Infrared imager using room temperature capacitance sensor2001
Extended dynamic imaging system and method2000
Extended dynamic range image sensor system2000
Pixel array with high and low resolution mode1999
DC offset and gain correction for CMOS image sensor1999
Infrared imager using room temperature capacitance sensor1999
Charge detector with long integration time1999