Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for automatically inserting clock buffers into a logic block to reduce clock skew

Method and apparatus for automatically inserting clock buffers into a logic block to reduce clock skew

US Patent 5564022 · Granted Oct 8, 1996

Estimated economic value: $89,581,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Snoop filter scalability2025
Reducing energy consumption of self-managed DRAM modules2024
Snoop filter device2023
Programmable cache coherent node controller2021
Cache coherent node controller for scale-up shared memory systems having interco2021
Power bus for an integrated circuit including end-to-end arranged segments provi1998
Power bus for an integrated circuit including end-to-end arranged segments provi1998
Method and apparatus for power management of an integrated circuit1997
Method and apparatus supplying synchronous clock signals to circuit components1996