Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for preventing bus contention during power-up in a computer system with two or more DRAM banks

Apparatus and method for preventing bus contention during power-up in a computer system with two or more DRAM banks

US Patent 5559753 · Granted Sep 24, 1996

Estimated economic value: $52,372,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for a failover protocol in storage area network controllers2008
System and method for matching storage device queue depth to server command queu2007
System and method for adding an internal RAID controller2004
Capacitive wake-up mechanism for hand held data entry unit2001
Motorized portable computer/expansion chassis docking system1999
System and method for controlling a computer drive motor1999
Telephone customer support utility1998
Ceramic integrated circuit package with optional IC removably mounted thereto1998
EMI grounding cap structure for use in mounting a printed circuit board on a pla1996
Predictive addressing architecture1996
Computer with pointing device mapped into keyboard1996
Circuit for providing automatic SCSI bus termination1995