Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit rate-insensitive mechanism for transmitting integrated clock and data signals over digital communication link

Bit rate-insensitive mechanism for transmitting integrated clock and data signals over digital communication link

US Patent 5550864 · Granted Aug 27, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gigabit data rate extended range fiber optic communication system and transponde2000
Gigabit data rate extended range fiber optic communication system and transponde2000
Clock extractor for high speed, variable data rate communication system1999
Method and apparatus for extracting an embedded clock from a digital data signal1998
Compensation for variations in temperature and aging of laser diode by use of sm1998
Fiber optic telecommunication system employing continuous downlink, burst uplink1995
Fiber optic telecommunication system employing continuous downlink, burst uplink1995
Pre-scramble encoding method and apparatus for digital communication1995
Fiber optic telecommunication system employing continuous downlink, burst uplink1992
Fiber optic telecommunication system employing continuous downlink, burst uplink1992
Locating system and method1990
Locating system and method1989