Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single delay line adjustable duty cycle clock generator

Single delay line adjustable duty cycle clock generator

US Patent 5550499 · Granted Aug 27, 1996

Estimated economic value: $5,196,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

User-defined partitions for logical and physical circuit syntheses2019
Portable system of preserving and instantly mixing baby formula2017
Testing self-repairing memory of a device2009
System and method for forcing an SRAM into a known state during power-up2008
Testing self-repairing memory of a device2006
System and method for processing data in a memory array2004
High speed processor for operation at reduced operating voltage1999
Multiple clock source generation with independently adjustable duty cycles1998
Programmable phase shift clock generator1997
Adjustable duty cycle clock generator1997
Interleaved memory conflict resolution with accesses of variable bank widths and1997
Sense amplifier1996