Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal

Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal

US Patent 5548534 · Granted Aug 20, 1996

Estimated economic value: $902,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit for programmable optical delay2008
SONET/SDH SPE/virtual container retiming with adaptive dual pointer leak rate co2008
Optoelectronic clock generator producing high frequency optoelectronic pulse tra2008
Photonic sigma delta analog-to-digital conversation employing dual heterojunctio2006
Optoelectronic device employing at least one semiconductor heterojunction thyris2005
Network switch which supports TDM, ATM, and variable length packet traffic and i2003
Method of multicasting data through a communications switch2003
Method for switching ATM, TDM, and packet data through a single communications s2003
Method and apparatus for switching ATM, TDM, and packet data through a single co2003
Methods and apparatus for retiming and realigning sonet signals2003
Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from 2002
Methods and apparatus for managing traffic in an atm network2001