Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for performing integrated section-level and full-chip timing verification for custom microprocessor designs

Method for performing integrated section-level and full-chip timing verification for custom microprocessor designs

US Patent 5546320 · Granted Aug 13, 1996

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for cost-effective production testing of input voltage levels of the forw2000
Method and apparatus for interleaving and de-interleaving YUV pixel data1999
RAM-like test structure superimposed over rows of macrocells with added differen1999
Static timing verification in the presence of logically false paths1997
Combined write-operand queue and read-after-write dependency scoreboard1995