Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for optimizing delays in semiconductor circuits

US Patent 5544068 · Granted Aug 6, 1996

Estimated economic value: $100,000

Assignee

Inventors

View full patent text on Google Patents →