{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Reducing the natural current limit in a power MOS device by reducing the gate-source voltage", "item": "https://www.patentleaderboard.com/patent/5541799"}]}
Skip to content