Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed bipolar D latch circuit with reduced latch clocking output corruption

High speed bipolar D latch circuit with reduced latch clocking output corruption

US Patent 5541545 · Granted Jul 30, 1996

Estimated economic value: $12,111,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Averaged reference with fault monitoring2021
Programmable linear transconductor circuit2002
Programmable differential active voltage divider circuit2002
Method and circuit for temporal cancellation of DC offset2001
Fast charge and thermal asperity compensation circuit2000
Current source for a magnetoresistive head with variability and selectable slew 2000
Frequency dependent impedance1999
Current mirror with isolated output1998
Multi-stage ECL-to-CMOS converter with wide dynamic range and high symmetry1998
Circuit for raising a minimum threshold of a signal detector1996