Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for optimizing a sector cache tag, block and sub-block structure base on main memory size

Method and apparatus for optimizing a sector cache tag, block and sub-block structure base on main memory size

US Patent 5539894 · Granted Jul 23, 1996

Estimated economic value: $45,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for enhancing communication between devices in a computer syst2007
Method and system for buffering a data packet for transmission to a network2006
Precise error reporting2005
Additions on circular singly linked lists2005
Split write data processing mechanism for memory controllers utilizing inactive 2005
Methods, system and article of manufacture for pre-fetching descriptors2005
System and method for building packets2004
Mechanism for completing messages in memory2004
Deletions on circular singly linked lists2003
Method and apparatus for providing a network interface2003
Buffer management system having an output control configured to retrieve data in2002
Data structure and method for managing multiple ordered sets2001