Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microcontroller having selectable bus timing modes based on primary and secondary clocks for controlling the exchange of data with memory

Microcontroller having selectable bus timing modes based on primary and secondary clocks for controlling the exchange of data with memory

US Patent 5537660 · Granted Jul 16, 1996

Estimated economic value: $31,510,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for an SoC based electronic system for detecting multiple lo2022
Indoor and outdoor air quality monitoring device with wired and wireless communi2021
Circuitry and method for sharing internal microcontroller memory with an externa1995
Phase-locked loop frequency-multiplying phase-matching circuit with a square-wav1994