Home› Microprocessor status register having plural control information registers each set and cleared by on and off decoders receiving the same control data word
Microprocessor status register having plural control information registers each set and cleared by on and off decoders receiving the same control data word