Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit device having clock signal wiring construction for suppressing clock skew

Semiconductor integrated circuit device having clock signal wiring construction for suppressing clock skew

US Patent 5532500 · Granted Jul 2, 1996

Estimated economic value: $17,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transmitters for loop-back adaptive pre-emphasis data transmission2014
Receiver with equalizer and method of operation2011
Clock and data recovery circuit having wide phase margin2011
Differential driver and method capable of controlling slew rate2011
Circuit for measuring an eye size of data, and method of measuring the eye size 2010
Deserializer, related method, and clock frequency divider2009
Methods and transmitters for loop-back adaptive pre-emphasis data transmission2009
Clock recovery systems and methods for adjusting phase offset according to data 2009
Differential circuit, output buffer circuit and semiconductor integrated circuit2008
Semiconductor characteristic evaluation apparatus2004
Method of designing a semiconductor integrated circuit device in a short time2003
BiCMOS logical integrated circuit2000