Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Biasing circuit and method to achieve compaction and self-limiting erase in flash EEPROMS

Biasing circuit and method to achieve compaction and self-limiting erase in flash EEPROMS

US Patent 5526315 · Granted Jun 11, 1996

Estimated economic value: $4,816,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor short circuit protection2025
Synchronous bootstrap half bridge rectifier2025
Integrated circuit with electrostatic discharge protected power supply2025
Synchronous bootstrap half bridge rectifier2024
Transistor short circuit protection2024
Enhancement mode startup circuit with JFET emulation2023
Methods, apparatus, and systems to drive a transistor2022
Gate drivers and auto-zero comparators2022
Apparatus and methods to parallelize transistors2022
High low power converter switches, latch, diode isolated intermediate ground2021
Parallelling multiple power switches2021
Methods, apparatus, and systems to drive a transistor2021