Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems

Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems

US Patent 5526025 · Granted Jun 11, 1996

Estimated economic value: $3,284,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for auto-recovery in lockstep processors2022
Memory management systems and methods2022
Memory management systems and methods using a management communication bus2020
Memory management systems and methods2020
Controller-based memory scrub for DRAMs with internal error-correcting code (ECC2019
Controller-based memory scrub for DRAMs with internal error-correcting code (ECC2018
Compression of display data stored locally on a GPU2018
Method for scrubbing and correcting DRAM memory data with internal error-correct2018
Method for memory scrub of DRAM with internal error correcting code (ECC) bits d2017
PCIE clock rate stepping for graphics and platform processors2016
Hybrid graphic display2014
Using non-lossless compression to save power2014