Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three dimensional integrated latch and bulk pass transistor for high density field reconfigurable architecture

Three dimensional integrated latch and bulk pass transistor for high density field reconfigurable architecture

US Patent 5525814 · Granted Jun 11, 1996

Estimated economic value: $4,816,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional assembly using flexible wiring board2000
Low profile fuel cell1998
Embedded battery overtemperature protection and voltage regulator circuitry1998
External battery and photoyoltaic battery charger1997
Field reconfigurable logic/memory array1996
Elevated CMOS1994
Discretionary gettering of semiconductor circuits1993
dRAM cell and method1993
DRAM Cell with trench capacitor and vertical channel in substrate1993
Elevated CMOS1991
Baseboard for orthogonal chip mount1991
Method for forming a buried lateral contact1990