Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for selecting and buffering inputs of programmable logic devices

Apparatus and method for selecting and buffering inputs of programmable logic devices

US Patent 5523705 · Granted Jun 4, 1996

Estimated economic value: $67,225,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Field programmable gate array with high speed SRAM based configurable function b2000
Field programmable gate array with high speed SRAM based configurable function b1998
High density decoder1998
Programmable logic having selectable output voltages1997
Zero power latchup suppression circuit1997
Error detection circuit for power up initialization of a memory array1996
Deterministic method and an apparatus for minimal switch circuits1996
User programmable product term width expander1995
Programmable logic having selectable output states for initialization and resets1995
Apparatus and method for selecting polarity and output type in a programmable lo1995
Apparatus and method for product term allocation in programmable logic1994
High-speed comparator logic for wide compares in programmable logic devices1994