Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor fabrication method using dielectric protection layers to eliminate emitter defects

Transistor fabrication method using dielectric protection layers to eliminate emitter defects

US Patent 5523244 · Granted Jun 4, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge protection apparatus and integrated circuit with multipl2020
Front side illuminated photodiode with backside bump2009
Front side illuminated photodiode with backside bump2006
Simultaneous reverse and normal initiation of ATRP2004
Method of utilizing IDDQ tests to screen out defective parts2000
Radiation-hard, low power, sub-micron CMOS on a SOI substrate1998
Radiation-hard, low power, sub-micron CMOS on a SOI substrate1998
Method of making a self-aligned static induction transistor1997
Nonvolatile memory device1997
Nonvolatile memory device1997
Super self-align process for fabricating submicron CMOS using micron design rule1997
Super self-align process for fabricating submicron CMOS using micron design rule1997