Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Branch target and next instruction address calculation in a pipeline processor

Branch target and next instruction address calculation in a pipeline processor

US Patent 5522053 · Granted May 28, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2018
Semiconductor device2017
Data processing apparatus of high speed process using memory of low speed and lo2010
Data processing device with instruction translator and memory interface device t2009
Data processing apparatus of high speed process using memory of low speed and lo2008
Compressed image decompressing device2007
Program execution device operating based on compressed code2006
Data processing device2005
Microprocessor having delayed instructions with variable delay times for executi2005
Data processor and method of processing data2004
Selective conversion to native code using hardware translator, software translat2004
Image signal transcoder capable of bit stream transformation suppressing deterio2004