Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture using new power saving row decode implementation

Memory architecture using new power saving row decode implementation

US Patent 5519655 · Granted May 21, 1996

Estimated economic value: $12,698,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Linear switch circuits and methods2022
Linear switch circuits and methods2021
Timing control for clocked sense amplifiers1998
Dynamic NOR decoder using current mode sensing techniques1996
Metastable tolerant latach1996
Metastable defeating fli-flop1989