Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for grouping multiple instructions, issuing grouped instructions simultaneously, and executing grouped instructions in a pipelined processor

Method and apparatus for grouping multiple instructions, issuing grouped instructions simultaneously, and executing grouped instructions in a pipelined processor

US Patent 5509130 · Granted Apr 16, 1996

Estimated economic value: $121,951,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ventilator2025
Processor cluster address generation2025
Processor cluster address generation2024
Multidimensional address generation for direct memory access2021
Processor having multiple datapath instances2000
Computer processor with two addressable memories and two stream registers and me1999
Method and apparatus for unobtrusively monitoring processor states and character1997
Broadcast demap for deallocating memory pages in a multiprocessor system1996
Inter-domain latch for scan based design1995
Method and apparatus for a translation lookaside buffer with built-in replacemen1994
Block shifter for graphics processor1989