Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Path allocation system and method having double link list queues implemented with a digital signal processor (DSP) for a high performance fiber optic switch

Path allocation system and method having double link list queues implemented with a digital signal processor (DSP) for a high performance fiber optic switch

US Patent 5502719 · Granted Mar 26, 1996

Estimated economic value: $56,206,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Striping data frames across parallel fibre channel links2005
Low latency shared memory switch architecture2004
Low latency shared memory switch architecture2004
Fibre channel switching system and method2004
Method and circuit for replicating data in a fiber channel network, or the like2004
Low latency shared memory switch architecture2003
Low latency shared memory switch architecture2003
Fibre channel switch employing distributed queuing2001
Fibre channel switching system and method2000
Method and apparatus for establishment of dynamic ESCON connections from fibre c2000
Low latency shared memory switch architecture2000
Low latency shared memory switch architecture2000