Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for test generation and fault simulation for sequential circuits with embedded random access memories (RAMs)

Method and apparatus for test generation and fault simulation for sequential circuits with embedded random access memories (RAMs)

US Patent 5499249 · Granted Mar 12, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for optimizing fault coverage based on optimized test point in2025
Zero-pin test solution for integrated circuits2021
Efficient test architecture for multi-die chips2019
Embedded memory testing with storage borrowing2019
Method and apparatus for characterizing thermal marginality in an integrated cir2016
Method and apparatus for describing components adapted for dynamically modifying2011
Apparatus and method for isolating portions of a scan path of a system-on-chip2011
Method and apparatus for describing and testing a system-on-chip2011
Apparatus and method for controlling dynamic modification of a scan path2011
Method and apparatus for describing parallel access to a system-on-chip2011
Method and apparatus for injecting transient hardware faults for software testin2010
Fault-tolerant architecture of flip-flops for transient pulses and signal delays2009