Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Smart erase algorithm with secure scheme for flash EPROMs

Smart erase algorithm with secure scheme for flash EPROMs

US Patent 5491809 · Granted Feb 13, 1996

Estimated economic value: $6,654,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for reading memory2010
Methods and systems for accessing memory2009
Active float for the dummy bit lines in FeRAM2008
Low resistance plate line bus architecture2008
Plateline driver with RAMP rate control2008
Accelerated low power fatigue testing of FRAM2007
Method and apparatus to reduce storage node disturbance in ferroelectric memory2006
Auto-tuneable reference circuit for flash EEPROM products2004
Gate voltage reduction in a memory read2004
Balanced reference sensing circuit2001
Nonvolatile memory array having local program load line repeaters2001
Temperature and supply-voltage sensing circuit1997