Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical-to-real address translation based on selective use of first and second TLBs

Logical-to-real address translation based on selective use of first and second TLBs

US Patent 5490259 · Granted Feb 6, 1996

Estimated economic value: $168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Game machine, game machine control method, and information storage medium2012
Data processing device including two instruction decoders for decoding branch in2004
Cooling device, condenser, and air conditioning system2004
Address translation buffer system and method for invalidating address translatio1999
Logic circuit generating method and apparatus1998
Virtual machine system having an extended storage1994
Multiprocessors including means for communicating with each other through shared1993
Multiprocessor system having subsystems which are loosely coupled through a rand1993
Instruction processor for processing branch instruction at high speed1990
Pipelined instruction processor capable of reading dependent operands in paralle1990
Pipelined parallel data processing apparatus for directly transferring operand d1990
Pipelined data processor capable of decoding and executing plural instructions i1989