Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing logic system and method for selectably controlling a high resolution charge coupled device image sensor of the type having two line pixel registers to provide a high resolution mode and alternatively a television resolution mode of picture imaging

Timing logic system and method for selectably controlling a high resolution charge coupled device image sensor of the type having two line pixel registers to provide a high resolution mode and alternatively a television resolution mode of picture imaging

US Patent 5489945 · Granted Feb 6, 1996

Estimated economic value: $18,872,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for split shift register addressing2001
Method of fabricating a image sensor having ITO electrodes with overlapping colo1999
Image sensor having ITO electrodes with overlapping color filters for increased 1998
Image sensor with oversized vertical shift registers for marker pixel generation1996
Image processor with input buffering to multiple digital signal processors1996
Integrated apertures on a full frame CCD image sensor1996
Test system and method for dynamic testing of a plurality of packaged same-type 1996
Three level high speed clock driver for an image sensor1996
Logic system and method for controlling any one of different charge coupled devi1995
Apparatus and method for controlling a high resolution charge coupled device ima1995
Apparatus and method for controlling a high resolution charge coupled device ima1995
Antiblooming structure for solid-state image sensor1994