Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned bipolar transistor with very thin dielectric layer interfacing between poly and active area

Self-aligned bipolar transistor with very thin dielectric layer interfacing between poly and active area

US Patent 5479047 · Granted Dec 26, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fabricating method for a metal oxide semiconductor transistor2009
Method of fabricating semiconductor devices and method of adjusting lattice dist2008
Method of manufacturing semiconductor MOS transistor device2008
Fin field effect transistor and method for manufacturing fin field effect transi2008
Method of cleaning wafer and method of manufacturing gate structure2007
Metal oxide semiconductor transistor2007
Method of removing spacers and fabricating MOS transistor2007
Method of manufacturing MOS transistors2006
Method of manufacturing DRAM capacitor2002
Method of fabricating dual damascene structure using a hard mask2002
Method to form crown capacitor for high density DRAM2001
Method of fabricating an opening with deep ultra-violet photoresist2001