Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming electrical connection to the inner layers of a multilayer circuit board

Method for forming electrical connection to the inner layers of a multilayer circuit board

US Patent 5472735 · Granted Dec 5, 1995

Estimated economic value: $21,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilayer pillar for reduced stress interconnect and method of making same2022
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2021
Multilayer pillar for reduced stress interconnect and method of making same2019
Multilayer pillar for reduced stress interconnect and method of making same2019
Multilayer pillar for reduced stress interconnect and method of making same2017
Multilayer pillar for reduced stress interconnect and method of making same2016
Electromigration-resistant lead-free solder interconnect structures2016
Under ball metallurgy (UBM) for improved electromigration2015
Multilayer pillar for reduced stress interconnect and method of making same2015
Under ball metallurgy (UBM) for improved electromigration2015
Structures for improving current carrying capability of interconnects and method2015