Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reed-solomon decoder using discrete time delay in power sum computation

Reed-solomon decoder using discrete time delay in power sum computation

US Patent 5471485 · Granted Nov 28, 1995

Estimated economic value: $21,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symmetric diagonal interleaving and encoding/decoding circuit and method2014
Erasure decoding for receivers2011
Efficient address generation for Forney's modular periodic interleavers2007
Method and system for accomodating a wide range of user data rates in a multicar2002
Time division duplexed high speed data transmission system and method1998
Efficient address generation for convolutional interleaving using a minimal amou1998
Time division duplexed high speed data transmission system and method1997
Multicarrier modulation transmission system with variable delay1997
Serial data encoder1994
Method and apparatus for decoding Huffman codes1993
Method and structure for decoding Huffman codes using leading ones detection1993
Method and apparatus for decoding huffman codes by detecting a special class1993