Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shared line buffer architecture for a video processing circuit

Shared line buffer architecture for a video processing circuit

US Patent 5469223 · Granted Nov 21, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for performing finite input response (FIR) filtering in motion estimation2014
Method and apparatus for accumulating floating point values2011
One-way transaction tagging in a switch crossbar2011
Sliced crossbar architecture with inter-slice communication2010
Sliced crossbar architecture with no inter-slice communication2009
Method and apparatus for generating random numbers for use in a field programmab2009
Memory bus arbitration using memory bank readiness2008
Sliced crossbar architecture with no inter-slice communication2007
Sliced crossbar architecture with no inter-slice communication2007
Method and apparatus for accumulating floating point values2007
One-way transaction tagging in a switch crossbar2006
Memory bus arbitration using memory bank readiness2006