Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output bus architecture with parallel arbitration

Input/output bus architecture with parallel arbitration

US Patent 5459840 · Granted Oct 17, 1995

Estimated economic value: $25,018,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and systems for generating power from multiple sources2025
Systems with electrical isolation between signal and power domains2020
Programmed I/O ethernet adapter with early interrupts for accelerating data tran2012
Programmed I/O ethernet adapter with early interrupts for accelerating data tran2011
Programmed I/O ethernet adapter with early interrupt and DMA control for acceler2000
High performance shared memory for a bridge router supporting cache coherency2000
Programmed I/O ethernet adapter with early interrupts for accelerating data tran1999
High throughput message passing process using latency and reliability classes1998
Bridge/router architecture for high performance scalable networking1998
System for generating a variable signal in response to a toggle signal selective1997
Driver for tri-state bus1997
Network intermediate system with message passing architecture1997