Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing and gain control circuit for a PRML read channel

Timing and gain control circuit for a PRML read channel

US Patent 5459757 · Granted Oct 17, 1995

Estimated economic value: $15,676,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Disk drive with different data sector integrated preambles in adjacent data trac2015
Disk drive with different synchronization fields and synchronization marks in th2015
Low complexity inter-track interference cancellation receiver for magnetic multi2015
Method and system for hardware accelerator for implementing f9 integrity algorit2011
Method and system for implementing FI function in KASUMI algorithm for accelerat2010
Method and system for implementing FO function in KASUMI algorithm for accelerat2010
Method and system for hardware accelerator for implementing f8 confidentiality a2009
Method and system for implementing the GEA3 encryption algorithm for GPRS compli2009
Method and system for implementing the A5/3 encryption algorithm for GSM and EDG2009
Hard sectoring circuit and method for a rotating disk data storage device2007
Dual channel readback recovery system2003
Method and apparatus for identifying errors in a detected sequence of values2002