Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Video images decoder architecture for implementing a 40 MS processing algorithm in high definition television

Video images decoder architecture for implementing a 40 MS processing algorithm in high definition television

US Patent 5459519 · Granted Oct 17, 1995

Estimated economic value: $14,411,000 ⓘ

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sensor assembly for equipment for aiding the traceability of agri-food products2024
Post-processing method for reducing artifacts in block-coded digital images, and2008
Prunable S-random block interleaver method and corresponding interleaver2007
Device and method for filtering electrical signals, in particular acoustic signa2006
Filtering device and method for reducing noise in electrical signals, in particu2006
Versatile serial concatenated convolutional codes2004
Fuzzy filtering method and associated fuzzy filter2001
Memory for programmable digital filter2001
Programmable fuzzy analog processor2001
Digital image color correction device and method employing fuzzy logic2001
Digital photography apparatus with an image-processing unit2001
Method for motion estimated and compensated field rate up-conversion (FRU) for v2001