Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple layer programmable layout for version identification

Multiple layer programmable layout for version identification

US Patent 5459355 · Granted Oct 17, 1995

Estimated economic value: $88,002,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Block locking apparatus for flash memory2011
Dividing a flash memory operation into phases2008
Apparatus and methods for storing data which self-compensate for erase performan2007
Systems with non-volatile memory bit sequence program control2003
Method and apparatus for non-volatile memory bit sequence program controller2002
Nonvolatile writeable memory with program suspend command2000
Block locking and passcode scheme for flash memory2000
Block locking apparatus for flash memory2000
Method of programming, erasing, and reading block lock-bits and a master lock-bi1999
Method and apparatus for suspending the writing of a nonvolatile semiconductor m1999
Circuitry for propagating test mode signals associated with a memory array1998
Method and circuitry for enabling and permanently disabling test mode access in 1996