Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufactuirng MOSFET having relatively shallow junction of doped region

Process for manufactuirng MOSFET having relatively shallow junction of doped region

US Patent 5457060 · Granted Oct 10, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package substrate, chip package and integrated circuit chip2025
Vertical oxide-semiconductor transistor and method of manufacturing the same2025
Method of improving endurance of nor flash2024