Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Offset lattice bipolar transistor architecture

Offset lattice bipolar transistor architecture

US Patent 5455449 · Granted Oct 3, 1995

Estimated economic value: $2,924,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method to calculate initial duty cycle2010
Method for starting a voltage-mode switching power supply into a biased load2007
Dual mode buck regulator with improved transition between LDO and PWM operation2006
Resistance multiplier circuit and compact gain attenuator2006
Elimination of recirculation current loss in load-shared switching mode power su2006
Compensator to achieve constant bandwidth in a switching regulator2005
Selective high-side and low-side current sensing in switching power supplies2005
LDMOS field effect transistor with improved ruggedness in narrow curved areas2003
Transconductance amplifier circuit2002
Reference-corrected ratiometric MOS current sensing circuit2001
Accelerated turn-off of MOS transistors by bootstrapping2001
System and method for programmable brown-out detection and differentiation1999