Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for nonsequential execution of intermixed scalar and vector instructions in a data processing system utilizing a finish instruction array

Method and system for nonsequential execution of intermixed scalar and vector instructions in a data processing system utilizing a finish instruction array

US Patent 5446913 · Granted Aug 29, 1995

Estimated economic value: $6,947,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compaction of architected registers in a simultaneous multithreading processor2023
Broadcast scope selection in a data processing system utilizing a memory topolog2023
Speculative delivery of data from a lower level of a memory hierarchy in a data 2023
Gas filtration apparatus2023
Split transaction coherency protocol in a data processing system2022
Multifunction communication interface supporting memory sharing among data proce2022
Redistribution of architected states for a processor register file2021
Translation invalidation in a translation cache serving an accelerator2021
Managing efficient selection of a particular processor thread for handling an in2021
Prioritized instructions in an instruction completion table of a simultaneous mu2021
Integrated circuit and data processing system supporting address aliasing in an 2021
Reconfigurable processor with load-store slices supporting reorder and controlli2021