Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for tracing multiple errors in a computer system subsequent to the first occurence and prior to the stopping of the clock in response thereto

US Patent 5444859 · Granted Aug 22, 1995

Estimated economic value: $11,945,000

Assignee

Inventors

View full patent text on Google Patents →