{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of fabricating field effect transistor having polycrystalline silicon gate junction", "item": "https://www.patentleaderboard.com/patent/5438007"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating field effect transistor having polycrystalline silicon gate junction

Method of fabricating field effect transistor having polycrystalline silicon gate junction

US Patent 5438007 · Granted Aug 1, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trench gate fermi-threshold field effect transistors2003
Methods of fabricating short channel fermi-threshold field effect transistors in1999
Short channel fermi-threshold field effect transistors1998
Fermi-threshold field effect transistors including source/drain pocket implants 1998
Short channel fermi-threshold field effect transistors including drain field ter1997
Contoured-tub fermi-threshold field effect transistor and method of forming same1996
Fermi threshold field effect transistor including doping gradient regions1996
High saturation current, low leakage current fermi threshold field effect transi1995
Self-timing random access memory1995
Random access memory including or gate sensing networks1995
Differential latching inverter circuit1995
Read and write timing system for random access memory1995