Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power in on-chip tag SRAM

Method and apparatus for reducing power in on-chip tag SRAM

US Patent 5430683 · Granted Jul 4, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor device supply voltage characterization2021
Input voltage reduction for processing devices2019
Voltage based thermal control of processing device2019
Processor device voltage characterization2019
Secure input voltage adjustment in processing devices2019
Reliability aware thermal design2016
Method and system for changing bus direction in memory systems2016
Training, power-gating, and dynamic frequency changing of a memory controller2015
System and method for maintaining cache coherency across a serial interface bus 2014
Dynamic power state determination of a graphics processing unit2013
Chipset security offload engine2013
System and method for maintaining cache coherency across a serial interface bus 2012